It appears your browser does not support or is currently blocking JavaScript. Some site features may not function. Please enable or allow JavaScript for for the best experience.

TEST EPROM (Data East /Sega) 5C EPROM

This DataEast / Sega diagnostic Test CPU EPROM is for all DataEast / Sega pinball CPU boards from LASER WAR ("version 1") to BATMAN FOREVER ("version 3b").

It provides in-depth diagonstics for this system, because the flash codes available with the original game EPROMs really don't give much detailed information.

Data East TEST EPROM Instructions and Flash Codes
Scope: all DataEast/Sega pinball CPU boards to APOLLO 13 (1994).

With the power off, replace the current CPU ROM chip with this diagnostic 27512 EPROM. Note the three LED lights in the center right of the board. The far right LED will flash as the game powers up with this diagnostic EPROM installed. Listed below are the flash codes.
The completion of a flash means the associated chip has passed the diagnostic test. For example, if the LED flashes four times then stays lit, chip 11D would be bad.
Note there is a long pause after flash one only. After all eight flashes, the EPROM will pulse all coils, lamps and flasher bulbs in the game, one at a time in succession.

Here are the instruction as written by DataEast:
The test EPROM for DataEast/Sega CPU boards has the following functions. When the Test EPROM is installed into a CPU board and power applied, the CPU will perform power-up self tests and then immediately go into burn-in cycles with no intervention. It is not required that the Test button be pressed in order to initiate burn-in cycles.

The power up self-test will check major components on the CPU board and flash the LED as each one appears normal. If any fail, the LED will stay on. The tests consist of a checksum test of the ROM and read/write test of the RAM and the PIA's. The PIA test will NOT check both sides of all PIA's since certain PIA ports are designed to be inputs and the loading on those ports will determine the data seen by the CPU. However, those ports designed to be outputs will be written to and read from in order that basic go/no-go functionality can be checked.

Flash Chip Location Tested
----- --------------------
  • 1 C5 (ROM checksum)
  • 2 D5 (RAM read/write)
  • 3 5F (PIA1 solenoid read/write $2100)
  • 4 8H (PIA5 switch read/write $3002)
  • 5 11D (PIA2 lamp read/write $2402)
  • 6 11B (PIA3 display2 read/write $2802)
  • 7 9B (PIA4 display1 read/write $2C02)
  • 8 7B (PIA6 sound read/write $3402)

    The burn-in test will cycle through the solenoids, lamps, display and sounds like the present burn-in, with the following exceptions.
    - The solenoid cycling will go through all the solenoid matrix positions.
    - The lamps will go through all the patterns of rows and columns, as well as individual lamps; any shorts or opens will be easily seen on a test set lamp matrix board.
    - If any matrix switches become closed, the lamp patterns will stop for a time. The lamp(s) corresponding to the matrix position of any closed switch(es) will be turned on. This faciliates testing of the switch matrix. A short time after the switch matrix becomes clear the lamps will go back to patterns. This also means that if any switch matrix position appears closed on power-up, the corresponding lamps will be turned on after the power-on self tests for a visual indication of where problems are located.

    Neil Falconer, DataEast 1/6/93

  • $10.00

    In Stock